



COSM: A Cooperative Scheduling Framework for Concurrent PIM and CPU Execution on Mobile Devices

Yilong Zhao(Speaker)*, Fangxin Liu*, Onur Mutlu, Mingyu Gao, Jian Liu, Haibing Guan, Li Jiang†

sjtuzyl@sjtu.edu.cn , liufangxin@sjtu.edu.cn, ljiang_cs@sjtu.edu.cn

Shanghai Jia Tong University | Shanghai Qi Zhi Institute
ETH Zurich | Tsinghua University | Beihang University

ISCA' 2026

July 6, 2026

- **Background:** LLM inference with PIM on mobile devices

- **Background:** LLM inference with PIM on mobile devices
- **Insight: Complementary Bandwidth Occupation**
CPU/PIM workload: High/Low External BDW; Low/High Internal BDW
- **Goal:** Co-scheduling CPU & PIM to maximize overall bandwidth utilization
- → Cooperative scheduling framework – **Interface + Scheduling**

- **Background:** LLM inference with PIM on mobile devices
- **Insight: Complementary Bandwidth Occupation**
CPU/PIM workload: High/Low External BDW; Low/High Internal BDW
- **Goal:** Co-scheduling CPU & PIM to maximize overall bandwidth utilization
- → Cooperative scheduling framework – **Interface + Scheduling**
- **Challenges → Solutions:**

1 The dilemma of **fixed-length PIM execution command** Interface

2 **PIM data transfers starve CPU access** under conventional scheduling

3 Achieve **high CPU & PIM performance**

1 **Low-interference Interface**

1.1 Preemptable PIM Execution

1.2 Bandwidth-decoupled Data Transfer


2 **Idleness-aware Memory Scheduling**

2.1 Idle time window estimate

2.2 Scheduling strategy


- **Background:** LLM inference with PIM on mobile devices
- **Insight: Complementary Bandwidth Occupation**
CPU/PIM workload: High/Low External BDW; Low/High Internal BDW
- **Goal:** Co-scheduling CPU & PIM to maximize overall bandwidth utilization
- → Cooperative scheduling framework – **Interface + Scheduling**

➤ Challenges → Solutions:




- **Evaluation:** Ramulator2 simulation | 2-Channel LPDDR5 | Mobile APP + LLM
- **Results:** 2.8x PIM Throughput with only 2% CPU Degradation.

Privacy & Data Sovereignty



Real-time Response

Cost Efficiency & Scalability




These Requirements Demand **Mobile LLM Inference**

LLM Decoding is Memory Bound



Limited resource on mobile $\rightarrow$ Batch size =1 $\rightarrow$ Decoding is memory bound



>80% time
>70% energy
on data transfer
Samsung [HCS'23]


L:LLaMA-7B B:BLOOM-1b1 C:ChatGLM-9b,V100 GPU

LLM decoding is inefficient on NPU/GPU because of limited bandwidth!

DRAM-based Processing-in-Memory (PIM)



PIM: Integrate Computing Units in DRAM Banks



8~16x Bandwidth

Data source: Samsung

PIM achieve high bandwidth through parallel access


Mobile device faces **limited resource**

→ CPU & PIM should **share memory**

Mobile device faces **limited resource**
→ CPU & PIM should **share memory**



CPU & PIM face **memory access contention**




Significant performance degradation is unacceptable

Mobile device faces **limited resource**
→ CPU & PIM should **share memory**



CPU & PIM face **memory access contention**



Significant performance degradation is unacceptable




How to **maximize the utilization** of available **bandwidth** resources?

PIM & CPU Workload: Inefficient Bandwidth Use




External bandwidth: memory bus bandwidth | **Internal bandwidth:** aggregated bank bandwidth



CPU Workload:
Only accesses

High **External Bandwidth** ↑
Low **Internal Bandwidth** ↓




PIM Workload:
A few accesses + Massive executions

Low **External Bandwidth** ↓
High **Internal Bandwidth** ↑

PIM & CPU Workload: Inefficient Bandwidth Use




External bandwidth: memory bus bandwidth | *Internal bandwidth*: aggregated bank bandwidth



CPU Workload:
Only accesses

High **External Bandwidth** ↑
Low **Internal Bandwidth** ↓



PIM Workload:
A few accesses + Massive executions


Low **External Bandwidth** ↓
High **Internal Bandwidth** ↑

Goal: Co-scheduling CPU & PIM workloads to exploit both internal & external bandwidth

PIM units can only access local bank


PIM Execution

via
extended DRAM command



PIM Data Transfer (between Banks)


via
normal read/write command



Interface Analysis I: Interference between **PIM Execution** & **CPU Access**

PIM interference on CPU access latency:

CPU access only:




Define **Command Length**: # Cycles of PIM Execution

Observation 1




PIM interference on CPU access latency:

CPU access only:



With PIM execution:




Define **Command Length**: # Cycles of PIM Execution

Observation 1




PIM interference on CPU access latency:


CPU access only:



With PIM execution:



With a **Shorter**
PIM Execution: ✓





Define **Command Length**: # Cycles of PIM Execution

Observation 1



Experimental Setup:

Inject Additional Read Latency in Ramulator2 Simulator




CPU workload is sensitive to read latency

PIM execution should be Short

PIM underutilization due to bus pressure:


Short PIM execution command:



Idle before rounded back

PIM underutilization due to bus pressure:

Short PIM execution command:




PIM underutilization due to bus pressure:

Short PIM execution command:



Long PIM execution command:



Challenge 1: Dilemma of fixed-length commands

Command Length	CPU	PIM
Short	Low latency ✓	Bus Contention ✗
Long	High Latency ✗	High Throughput ✓

Interface Analysis II: Interference between **PIM Data Transfer** & **CPU Access**

Co-schedule PIM data transfer and CPU access:

CPU Access v.s. PIM Transfer

R_i : Access to Row i

CPU Program (R0) (R3) (R2)

CPU access:

Random, Sporadic

PIM Program (R4) (R4) (R4) (R4) (R4) (R4)

PIM data transfer:

Contiguous, Bursty

Observation 3



Co-schedule PIM data transfer and CPU access:

CPU Access v.s. PIM Transfer

R_i : Access to Row i

CPU Program R_0 R_3 R_2

CPU access:


Random, Sporadic

PIM Program R_4 R_4 R_4 R_4 R_4 R_4


PIM data transfer:

Contiguous, Bursty



Only CPU



Time →



Co-schedule CPU & PIM



Observation 3




Co-schedule PIM data transfer and CPU access:

CPU Access v.s. PIM Transfer

R_i : Access to Row i



Case1: CPU Only



FR-FCFS:

(First-ready, First-Come First-Serve)
A conventional memory scheduling policy

Time →




Challenge 2: PIM Data transfers starve CPU access




PIM data transfer:

Contiguous, Bursty




Always Row Hit!



Scheduling Analysis II: **Unbalanced CPU Access & PIM Execution**


Row-hit-aware Scheduling:

Switch between CPU/PIM queue **when row close**




Row-hit-aware Scheduling:

Switch between CPU/PIM queue **when row close**




Row-hit-aware Scheduling:

Switch between CPU/PIM queue **when row close**



Row-hit-aware Scheduling:


Switch between CPU/PIM queue **when row close**



Biased to PIM Performance


CPU-first Scheduling:

Only switch to PIM queue **when CPU queue is empty**




CPU-first Scheduling:

Only switch to PIM queue **when CPU queue is empty**





CPU-first Scheduling:

Only switch to PIM queue **when CPU queue is empty**




CPU-first Scheduling:

Only switch to PIM queue **when CPU queue is empty**




Delayed Switch is Better

Issue more PIM executions



CPU-first Scheduling:

Only switch to PIM queue **when CPU queue is empty**



Biased to CPU Performance

Row-hit-aware:
Biased to **PIM**


CPU-first:
Biased to **CPU**

Challenge 3: Simultaneously achieve high CPU & PIM performance

Co-optimize Interface & Scheduling

Challenge

Solution



Co-optimize Interface & Scheduling

Challenge

- 1 Dilemma of fixed-length commands
- 2 PIM data transfers starve CPU access




Solution

Low-interference Interface

Preemptable PIM Execution

Bandwidth-decoupled Data Transfer



Co-optimize Interface & Scheduling

Challenge

Solution

- 1 Dilemma of fixed-length commands
- 2 PIM data transfers starve CPU access
- 3 Balance CPU & PIM performance




Low-interference Interface

Preemptable PIM Execution

Bandwidth-decoupled Data Transfer

Idleness-aware Memory Scheduling




***Solution* of Challenge 1: Fixed-length → Preemptable**

Interface— 1.1 Preemptable PIM Execution (1)




Solution of Challenge 1: Fixed-length → Preemptable




Interface— 1.1 Preemptable PIM Execution (1)



Solution of Challenge 1: Fixed-length → Preemptable



New module in PIM:
PIM Exec Engine (PEE)



Memory Bus is released


PEE take over and
send PIM execution

Interface— 1.1 Preemptable PIM Execution (2)



CPU access preempts PIM execution

1. Memory controller send a **PIM_Pause** to **freeze** PEE



Interface— 1.1 Preemptable PIM Execution (2)




CPU access preempts PIM execution

1. Memory controller send a *PIM_Pause* to **freeze** PEE

After CPU accesses are done:

2. Memory controller resend *PIM_Exec* to **resume** PEE



Interface— 1.2 Bandwidth-decoupled Data Transfer (1)



Should prioritize CPU access over PIM data transfer to avoid CPU access starving

Interface— 1.2 Bandwidth-decoupled Data Transfer (1)



Should prioritize CPU access over PIM data transfer to avoid CPU access starving

But using normal access command for PIM data transfer is **NOT efficient**.

Because it requires **strict** timing synchronization:

- 1 The **external** bus must be **idle**
 - 2 **AND** the target row of **internal** bank must be **pre-opened**
- *Missing **any** window leads to transfer failure.*


Interface— 1.2 Bandwidth-decoupled Data Transfer (1)

Should prioritize CPU access over PIM data transfer to avoid CPU access starving

But using normal access command for PIM data transfer is **NOT efficient**.

Because it requires **strict** timing synchronization:

- 1 The **external** bus must be **idle**
 - 2 **AND** the target row of **internal** bank must be **pre-opened**
- Missing **any** window leads to transfer failure.




Numerous idle windows exist, but they are scarcely concurrent.

Interface— 1.2 Bandwidth-decoupled Data Transfer (2)



Solution: Decouple internal (bank) & external (bus) bandwidth occupation

Conventional
(through normal access)




Occupy **both**
external & internal

Interface— 1.2 Bandwidth-decoupled Data Transfer (2)




Solution: Decouple internal (bank) & external (bus) bandwidth occupation



Interface— 1.2 Bandwidth-decoupled Data Transfer (2)


Solution: Decouple internal (bank) & external (bus) bandwidth occupation



Interface— 1.2 Bandwidth-decoupled Data Transfer (2)




Solution: Decouple internal (bank) & external (bus) bandwidth occupation



2 Idleness-aware Memory Scheduling (1)




Locate CPU access idle windows, insert PIM command into the windows



2 Idleness-aware Memory Scheduling (1)




Locate CPU access idle windows, insert PIM command into the windows




Idle Window Estimator (IWE)



Analysis CPU Queue



Step 1: Predict **Issue Order** (According to CPU Scheduler, e.g., FR-FCFS)




Idle Window Estimator (IWE)




Analysis CPU Queue


CPU Queue




Step 1: Predict Issue Order (According to CPU Scheduler, e.g., FR-FCFS)



Step 2: Estimate Idle Time Window



Step 2: Estimate Idle Time Window



Use these information

If the window is **larger than a threshold**, scheduler will
Insert PIM commands **exactly to the idle time window** (**Avoid bias to PIM**)
Delay CPU Pre-charge and send more PIM Execution (**Avoid bias to CPU**)

- ④ Extended analysis of related work (All-bank PIM interface)
- ④ **In-depth details on idleness-aware scheduling**, including:
 - Algorithm for estimating idle time windows
 - Overlapped execution phase to better utilize idle time windows
- ④ Discussion on the implications for the software stack

➤ **Benchmarks:**

PIM Benchmarks: BLOOM-1B1, DeepSeek-R1-1.5B, and Qwen2-0.5B.

CPU Benchmarks: 6 mobile APPs, 3 PolyBench (contiguous access), 3 SPEC 2017

➤ **Baselines:**

ASYNCDIMM [HPCA'25]: row-hit-aware scheduling

Chopim [ISCA'20]: CPU-first scheduling

➤ **Simulation:**

CPU model: collect trace on a mobile phone

DRAM model: Ramulator2

Proposed Scheduling Modules: Synopsys DC

➤ **System Configuration:**


System Configuration	
CPU	8 cores @2.1Hz on average (Follow Xiaomi 11 Pro)
DRAM	LPDDR5, 2 Channel*2 Ranks
PIM	32GOPS, 64 per Rank (Follow Samsung LPDDR5-PIM)

Result: CPU Performance



Normalized **CPU**

Performance



CPU Degradation:

COSM: 2.0%

Chopim(CPU-first): <3%


AsyncDIMM

(Row-hit-aware): > 90%

LLM: BLOOM 1b1

More results in paper: Results on other LLM models

Result: PIM Performance




COSM achieves 2.8x PIM Throughput with only 2% CPU Degradation.

LLM: BLOOM 1B1

More results in paper: Results on other LLM models

Result: The Effect of Preemptible Execution



PIM workload: KQV gen of DeepSeek (Exclude data transfer)

Fixed-length commands:

Length = 32:


- 0.7 x** Max PIM Performance
- CPU Degradation < **5%**

Length = 64:

- Max** PIM Performance
- CPU Degradation > **5%**

-- **Trade-off**

Result : The Effect of Preemptable Execution



PIM workload: KQV gen of DeepSeek (Exclude data transfer)

Preemptable commands:
Max PIM Performance
CPU Degradation < 5%


Breaks the CPU-PIM trade-off

More results in paper: Results on other LLM models

Result: Effect of Idleness-aware Scheduling



PIM workload: Attention of DeepSeek, **only PIM Execution**



Result:
COSM leaves **< 1%** available bandwidth unused

COSM can better utilize the idle time windows

Synthesized with Synopsys Design Compiler; scaled to 5nm

Components	Area	Overhead
Original Memory Controller	~0.93mm²	-
PIM Scheduler	0.014 mm ²	
Idle Time Estimator	0.0085 mm ²	
Command Arbiter	0.0054 mm ²	
PIM Queues	0.041 mm ²	
Total	0.069 mm²	7.4%

A Cooperative **Scheduling Framework** for Concurrent PIM & CPU Execution on Mobile Devices.

Critical contributions:

- Low-interference **Interface**
- Idleness-aware Memory **Scheduling**

Results: 2.8x PIM Throughput with only 2% CPU Degradation.



Artifacts Available



Artifacts Evaluated - Functional



Results Reproduced



上海交通大学

SHANGHAI JIAO TONG UNIVERSITY

Thank You!

饮水思源 爱国荣校



COSM: A Cooperative Scheduling Framework for Concurrent PIM and CPU Execution on Mobile Devices

Yilong Zhao(Speaker)*, Fangxin Liu*, Onur Mutlu, Mingyu Gao, Jian Liu, Haibing Guan, Li Jiang†

sjtuzyl@sjtu.edu.cn , liufangxin@sjtu.edu.cn, ljiang_cs@sjtu.edu.cn

Shanghai Jia Tong University | Shanghai Qi Zhi Institute
ETH Zurich | Tsinghua University | Beihang University

ISCA' 2026

July 6, 2026